

Data Sheet October 12, 2006 FN8190.3

Quad, 64 Tap, Digitally Controlled Potentiometer (XDCP™)

FEATURES

- Quad–4 separate pots, 64 taps/pot
- Nonvolatile storage of wiper position
- Four Nonvolatile Data Registers for Each Pot
- 16-bytes of EEPROM memory
- · SPI serial interface
- R_{Total} = 10kΩ
- Wiper resistance = 150Ω typical
- Standby current < 1µA (total package)
- Operating current < 400µA max.
- V_{CC} = 2.7V to 5V
- Package–24 Ld SOIC
- 100 year data retention
- Pb-free plus anneal available (RoHS compliant)


DESCRIPTION

The X9401 integrates 4 digitally controlled potentiometers (XDCP) on a monolithic CMOS integrated microcircuit.

The digitally controlled potentiometer is implemented using 64 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and 4 nonvolatile Data Registers (DR0:DR3) that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array through the switches. Power-up recalls the contents of DR0 to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

BLOCK DIAGRAM



Ordering Information

PART NUMBER	PART MARKING	V _{CC} LIMITS (V)	POTENTIOMETER ORGANIZATION ($k\Omega$)	TEMP RANGE (°C)	PACKAGE	PKG. DWG. #
X9401WS24IZ (Note)	X9401WS ZI	5 ±10%	10	-40 to 85	24 Ld SOIC (300 mil) (Pb-free)	MDP0027
X9401WS24I-2.7*	X9401WS G	2.7 to 5.5	10	-40 to 85	24 Ld SOIC (300 mil)	M24.3
X9401WS24IZ-2.7* (Note)	X9401WS ZG			-40 to 85	24 Ld SOIC (300 mil) (Pb-free)	MDP0027

^{*}Add "T1" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

PIN DESCRIPTIONS

Host Interface Pins

Serial Output (SO)

SO is a push/pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

Serial Input

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

Serial Clock (SCK)

The SCK input is used to clock data into and out of the X9401.

Chip Select (CS)

When \overline{CS} is HIGH, the X9401 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. \overline{CS} LOW enables the X9401, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on \overline{CS} is required prior to the start of any operation.

Hold (HOLD)

HOLD is used in conjunction with the $\overline{\text{CS}}$ pin to select the device. Once the part is selected and a serial sequence is underway, $\overline{\text{HOLD}}$ may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, $\overline{\text{HOLD}}$ must be brought LOW while SCK is LOW. To resume communication, $\overline{\text{HOLD}}$ is brought HIGH, again while SCK is LOW. If the pause feature is not used, $\overline{\text{HOLD}}$ should be held HIGH at all times.

Device Address (A₀ - A₁)

The address inputs are used to set the least significant 2 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9401. A maximum of 4 devices may occupy the SPI serial bus.

Potentiometer Pins

$$V_{H}$$
 (V_{H0} - V_{H3}), V_{L} (V_{L0} - V_{L3}), R_{H} (R_{H0} - R_{H3}), R_{L} (R_{L0} - R_{L3})

The V_H/R_H and V_L/R_L inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.


$V_W (V_{W0} - V_{W3}), R_W (R_{W0} - R_{W3})$

The wiper outputs are equivalent to the wiper output of a mechanical potentiometer.

Hardware Write Protect Input (WP)

The WP pin when LOW prevents nonvolatile writes to the Wiper Counter Registers.

PIN CONFIGURATION



PIN NAMES

Symbol	Description
SCK	Serial Clock
SI, SO	Serial Data
A ₀ - A ₁	Device Address
V _{H0} /R _{H0} - V _{H3} /R _{H3} , V _{L0} /R _{L0} - V _{L3} /R _{L3}	Potentiometers (terminal equivalent)
V _{W0} /R _{W0} - V _{W1} /R _{W1}	Potentiometers (wiper equivalent)
WP	Hardware Write Protection
V _{CC}	System Supply Voltage
V_{SS}	System Ground
NC	No Connection

DEVICE DESCRIPTION

The X9401 is a highly integrated microcircuit incorporating four resistor arrays and their associated registers and counters and the serial interface logic providing direct communication between the host and the XDCP potentiometers.

Serial Interface

The X9401 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK. \overline{CS} must be LOW and the \overline{HOLD} and \overline{WP} pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

Array Description

The X9401 is comprised of four resistor arrays. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (V_H/R_H and V_L/R_L inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (V_W/R_W) output. Within each individual array only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches.

Wiper Counter Register (WCR)

The X9401 contains four Wiper Counter Registers, one for each XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register or Global XFR Data Register instructions (parallel load); it can be modified one step at a time by the Increment/Decrement instruction. Finally, it is loaded with the contents of its data register zero (R0) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9401 is powered-down. Although the register is automatically loaded with the value in R_0 upon power-up, this may be different from the value present at power-down. The wiper position must be stored in R_0 to insure restoring the wiper position after power-up.

Data Registers

Each potentiometer has four 6-bit nonvolatile data registers. These can be read or written directly by the host. Data can also be transferred between any of the four data registers and the associated Wiper Counter Register. All operations changing data in one of the data registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, the data registers can be used as memory locations for system parameters or user preference data.

intersil FN8190.3 October 12, 2006

Data Register Detail

(MSB)					(LSB)
D5	D4	D3	D2	D1	D0
NV	NV	NV	NV	NV	NV

Write in Process

The contents of the Data Registers are saved to non-volatile memory when the \overline{CS} pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a Write In Process bit (WIP). The WIP bit is read with a Read Status command.

INSTRUCTIONS


Identification (ID) Byte

The first byte sent to the X9401 from the host, following a \overline{CS} going HIGH to LOW, is called the Identification byte. The most significant four bits of the slave address are a device type identifier, for the X9401 this is fixed as 0101[B] (refer to Figure 1).

The two least significant bits in the ID byte select one of four devices on the bus. The physical device address is defined by the state of the A_0 - A_1 input pins. The X9401 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9401 to successfully continue the command sequence. The A_0 - A_1 inputs can be actively driven by CMOS input signals or tied to V_{CC} or V_{SS} .

The remaining two bits in the slave byte must be set to 0.


Figure 1. Identification Byte Format



Instruction Byte

The next byte sent to the X9401 contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of the four pots and, when applicable, they point to one of four associated registers. The format is shown below in Figure 2.

Figure 2. Instruction Byte Format



The four high order bits of the instruction byte specify the operation. The next two bits (R_1 and R_0) select one of the four registers that is to be acted upon when a register oriented instruction is issued. The last two bits (P_1 and P_0) selects which one of the four potentiometers is to be affected by the instruction.

Four of the ten instructions are two bytes in length and end with the transmission of the instruction byte. These instructions are:

- XFR Data Register to Wiper Counter Register—This transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register—This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register.
- Global XFR Data Register to Wiper Counter Register
 This transfers the contents of all specified Data Registers to the associated Wiper Counter Registers.
- Global XFR Wiper Counter Register to Data
 Register—This transfers the contents of all Wiper
 Counter Registers to the specified associated Data
 Registers.

The basic sequence of the two byte instructions is illustrated in Figure 3. These two-byte instructions exchange data between the WCR and one of the data registers. A transfer from a data register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by twal. A transfer from the WCR (current wiper position), to a data register is a write to nonvolatile memory and takes a minimum of twall to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or it may occur globally, where the transfer occurs between all potentiometers and one associated register.

Five instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9401; either between the host and

one of the data registers or directly between the host and the Wiper Counter Register. These instructions are:


- Read Wiper Counter Register— read the current wiper position of the selected pot,
- Write Wiper Counter Register—change current wiper position of the selected pot,
- Read Data Register—read the contents of the selected data register;
- Write Data Register—write a new value to the selected data register.
- Read Status—This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress.

5

The sequence of these operations is shown in Figure 4 and Figure 5.

The final command is Increment/Decrement. It is different from the other commands, because it's length is indeterminate. Once the command is issued, the master can clock the selected wiper up and/or down in one resistor segment steps; thereby, providing a fine tuning capability to the host. For each SCK clock pulse (t_{HIGH}) while SI is HIGH, the selected wiper will move one resistor segment towards the V_{H}/R_{H} terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the V_{L}/R_{L} terminal. A detailed illustration of the sequence and timing for this operation are shown in Figure 6 and Figure 7.

Detailed Potentiometer Block Diagram



intersil FN8190.3 October 12, 2006

Figure 3. Two-Byte Command Sequence




Figure 4. Three-Byte Command Sequence (Write)




Figure 5. Three-Byte Command Sequence (Read)





Figure 6. Increment/Decrement Command Sequence



intersil FN8190.3 October 12, 2006

Figure 7. Increment/Decrement Timing Limits




Table 1. Instruction Set

			Ins	struc	tion	Set			
Instruction	l ₃	l ₂	11	I ₀	R ₁	R ₀	P ₁	P ₀	Operation
Read Wiper Counter Register	1	0	0	1	0	0	P ₁	P ₀	Read the contents of the Wiper Counter Register pointed to by P ₁ - P ₀
Write Wiper Counter Register	1	0	1	0	0	0	P ₁	P ₀	Write new value to the Wiper Counter Register pointed to by P ₁ - P ₀
Read Data Register	1	0	1	1	R ₁	R ₀	P ₁	P ₀	Read the contents of the Data Register pointed to by P_1 - P_0 and R_1 - R_0
Write Data Register	1	1	0	0	R ₁	R ₀	P ₁	P ₀	Write new value to the Data Register pointed to by $P_1 - P_0$ and $R_1 - R_0$
XFR Data Register to Wiper Counter Register	1	1	0	1	R ₁	R ₀	P ₁	P ₀	Transfer the contents of the Data Register pointed to by R_1 - R_0 to the Wiper Counter Register pointed to by P_1 - P_0
XFR Wiper Counter Register to Data Register	1	1	1	0	R ₁	R ₀	P ₁	P ₀	Transfer the contents of the Wiper Counter Register pointed to by P_1 - P_0 to the Register pointed to by R_1 - R_0
Global XFR Data Register to Wiper Counter Register	0	0	0	1	R ₁	R ₀	0	0	Transfer the contents of the Data Registers pointed to by R_1 - R_0 of all four pots to their respective Wiper Counter Register
Global XFR Wiper Counter Register to Data Register	1	0	0	0	R ₁	R ₀	0	0	Transfer the contents of all Wiper Counter Registers to their respective data Registers pointed to by R_1 - R_0 of all four pots
Increment/Decrement Wiper Counter Register	0	0	1	0	0	0	P ₁	P ₀	Enable Increment/decrement of the Wiper Counter Register pointed to by P ₁ - P ₀
Read Status (WIP bit)	0	1	0	1	0	0	0	1	Read the status of the internal write cycle, by checking the WIP bit.

Instruction Format

Notes: (1) "A1 \sim A0": stands for the device addresses sent by the master.

- (2) WPx refers to wiper position data in the Counter Register
- (3) "I": stands for the increment operation, SI held HIGH during active SCK phase (high).
- (4) "D": stands for the decrement operation, SI held LOW during active SCK phase (high).

Read Wiper Counter Register (WCR)

	de	vic	e ty	ре		dev	/ice		in	stru	ıctic	n		W	CR				wip	er p	osi	tion	1		
CS	ic	den	tifie	r	a	ddre	esse	es		opc	ode	;	a	ddre	esse	es	(\$	sen	t by	X9	401	on	SC))	CS
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	0	0	1	0	0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

Write Wiper Counter Register (WCR)

CS			e ty tifie	•			ice esse				uctic ode		a		CR esse	es		(se			By lost		SI)		CS
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	0	1	0	0	0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

Read Data Register (DR)

CS			e ty tifie	•			/ice esse			stru opc				l and		_		sent			Byt 401		sc))	<u>CS</u>
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	0	1	1	R 1	R 0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

Write Data Register (DR)

		vice	,				/ice				uctio				d W			,		ata	,		0 11			
CS		den	tifie	er	ac	ddre	esse	es	•	opc	ode)	а	ddre	esse	s		(se	nt b	y h	ost	on	SI)		CS	HIGH-VOLTAGE
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	1	0	0	R 1	R 0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge	WRITE CYCLE

Transfer Data Register (DR) to Wiper Counter Register (WCR)

CS Falling			e ty tifie	•		dev ddre					ode			and ddre			CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	1	1	0	1	R 1	R 0	P 1	P 0	Edge

intersil

Transfer Wiper Counter Register (WCR) to Data Register (DR)

CS Falling			e ty tifie	•			ice esse			stru opc					W besse	CR s	CS Rising	HIGH-VOLTAGE
Edge	0	1	0	1	0	0	A 1	A 0	1	1	1	0	R 1	R 0	P 1	P 0	Edge	WRITE CYCLE

Increment/Decrement Wiper Counter Register (WCR)

CS Falling			e ty tifie	•			/ice esse			stru opc			a		CR esse	es			eme				CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	0	0	1	0	Х	Х	P 1	P 0	/ D	/ D			/ 	D //	Edge

Global Transfer Data Register (DR) to Wiper Counter Register (WCR)

CS Falling			e ty _l tifie	•			/ice esse				ictic ode		a	D ddre	• •	es	CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	0	0	0	1	R 1	R 0	0	0	Edge

Global Transfer Wiper Counter Register (WCR) to Data Register (DR)

CS			e ty	•		dev	rice		in	stru	ıctic	on		D	•		CS	
Falling	i	den	tifie	r	ac	ddre	esse	es	·	эрс	ode	,	ac	ddre	esse	es	Rising	HIGH-VOLTAGE
Edge	0	1	0	1	0	0	A 1	A 0	1	0	0	0	R 1	R 0	0	0	Edge	WRITE CYCLE

Read Status

CS	i		e ty tifie	•			/ice				ode		a	wip ddre		es	(8	sent		ata X9	,		SC))	CS
Falling Edge	0	1	0	1	0	0	A 1	A 0	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	W I P	Rising Edge

intersil

ABSOLUTE MAXIMUM RATINGS

Temperature under bias	65°C to +135°C
Storage temperature	65°C to +150°C
Voltage on SCK, SCL or any address	S
input with respect to V _{SS}	1V to +7V
$\Delta V = (V_H - V_L) $	5.5V
Lead temperature (soldering, 10s)	+300°C

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C

Device	Supply Voltage (V _{CC}) Limits
X9401	5V ± 10%
X9401-2.7	2.7V to 5.5V

ANALOG CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

			Lin	nits		
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
R _{TOTAL}	End to end resistance	-20		+20	%	
	Power rating			50	mW	+25°C, each pot
I _W	Wiper current	-6		+6	mA	
R _W	Wiper resistance		150	500	Ω	Wiper Current = \pm 3mA
V _{TERM}	Voltage on any V _H or V _L Pin	V _{SS}		V _{CC}	V	V _{SS} = 0V
	Noise		-120		dBV	Ref: 1kHz
	Resolution		1.6		%	
	Absolute linearity (1)	-1		+1	MI ⁽³⁾	V _{w(n)(actual)} - V _{w(n)(expected)}
	Relative linearity (2)	-0.2		+0.2	MI ⁽³⁾	$V_{W(n+1)} - [V_{W(n)+MI}]$
	Temperature coefficient of R _{TOTAL}		±300		ppm/°C	
	Ratiometric temp. coefficient			±20	ppm/°C	
C _H /C _L /C _W	Potentiometer capacitances		10/10/25		pF	See Macro model
I _{AL}	R _H , R _L , R _W leakage current		0.1	10	μA	$V_{IN} = V_{SS}$ to V_{CC} . Device is in stand-by mode.

POWER-UP AND DOWN REQUIREMENTS

The are no restrictions on the power-up or power-down conditions of V_{CC} and the voltages applied to the potentiometer pins provided that V_{CC} is always more positive than or equal to V_H , V_L , and V_W , i.e., $V_{CC} \ge V_H$, V_L , V_W . The V_{CC} power-up spec is always in effect.

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

- (2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
- (3) MI = RTOT/63 or $(V_H V_L)/63$, single pot

FN8190.3 October 12, 2006

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
I _{CC1}	V _{CC} supply current (active)			400	μΑ	f _{SCK} = 2MHz, SO = Open, Other Inputs = V _{SS}
I _{CC2}	V _{CC} supply current (nonvolatile write)			1	mA	f _{SCK} = 2MHz, SO = Open, Other Inputs = V _{SS}
I _{SB}	V _{CC} current (standby)			1	μΑ	$SCK = SI = V_{SS}$, Addr. = V_{SS} , $CS = V_{CC}$
ILI	Input leakage current			10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}
I _{LO}	Output leakage current			10	μΑ	V _{OUT} = V _{SS} to V _{CC}
V _{IH}	Input HIGH voltage	V _{CC} x 0.7		V _{CC} + 0.5	V	
V _{IL}	Input LOW voltage	-0.5		V _{CC} x 0.1	٧	
V _{OL}	Output LOW voltage			0.4	٧	I _{OL} = 3mA

ENDURANCE AND DATA RETENTION

Parameter	Min.	Unit				
Minimum endurance	100,000	Data changes per bit per register				
Data retention	100	years				

CAPACITANCE

Symbol	Test	Max.	Unit	Test Condition
C _{OUT} ⁽⁴⁾	Output capacitance (SO)	8	pF	V _{OUT} = 0V
C _{IN} ⁽⁴⁾	Input capacitance (A0, A1, SI, and SCK)	6	pF	$V_{IN} = 0V$

POWER-UP TIMING

Symbol	Parameter	Min.	Max.	Unit
t _r V _{CC} ⁽⁶⁾	V _{CC} Power-up rate	0.2	50	V/ms
t _{PUR} (5)	Power-up to initiation of read operation		1	ms
t _{PUW} ⁽⁵⁾	Power-up to initiation of write operation		5	ms


A.C. TEST CONDITIONS

Input pulse levels	V _{CC} x 0.1 to V _{CC} x 0.9
Input rise and fall times	10ns
Input and output timing level	V _{CC} x 0.5

Notes: (4) This parameter is periodically sampled and not 100% tested

- (5) t_{PUR} and t_{PUW} are the delays required from the time the (last) power supply (V_{CC}-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.
- (6) This is not a tested or guaranteed parameter and should be used only as a guideline.

EQUIVALENT A.C. LOAD CIRCUIT



AC TIMING

Symbol	Parameter	Min.	Max.	Unit
fsck	SSI/SPI clock frequency		2.0	MHz
tCYC	SSI/SPI clock cycle rime	500		ns
twH	SSI/SPI clock high rime	200		ns
t _{WL}	SSI/SPI clock low time	200		ns
t _{LEAD}	Lead time	250		ns
tLAG	Lag time	250		ns
tsu	SI, SCK, HOLD and CS input setup time	50		ns
t _H	SI, SCK, HOLD and CS input hold time	50		ns
t _{RI}	SI, SCK, HOLD and CS input rise time		2	μs
t _{FI}	SI, SCK, HOLD and CS input fall time		2	μs
t _{DIS}	SO output disable time	0	500	ns
t _V	SO output valid time		100	ns
tHO	SO output hold time	0		ns
t _{RO}	SO output rise time		50	ns
t _{FO}	SO output fall time		50	ns
^t HOLD	HOLD time	400		ns
tHSU	HOLD setup time	100		ns
t _{HH}	HOLD hold time	100		ns
t _{HZ}	HOLD low to output in high Z		100	ns
t _{LZ}	HOLD high to output in low Z		100	ns
T _I	Noise suppression time constant at SI, SCK, HOLD and CS inputs		20	ns
t _{CS}	CS deselect time	2		μs
^t WPASU	WP, A0 and A1 setup time	0		ns
twpah	WP, A0 and A1 hold time	0		ns

HIGH-VOLTAGE WRITE CYCLE TIMING

Symbol	Parameter	Тур.	Max.	Unit
t _{WR}	High-voltage write cycle time (store instructions)	5	10	ms

XDCP TIMING

Symbol	Parameter	Min.	Max.	Unit
tWRPO	Wiper response time after the third (last) power supply is stable		10	μs
twrL	Wiper response time after instruction issued (all load instructions)		10	μs
twrid	Wiper response time from an active SCL/SCK edge (increment/decrement instruction)		450	ns


12

SYMBOL TABLE


WAVEFORM	INPUTS	OUTPUTS		
	Must be steady	Will be steady		
	May change from Low to High	Will change from Low to High		
	May change from High to Low	Will change from High to Low		
	Don't Care: Changes Allowed	Changing: State Not Known		
	N/A	Center Line is High Impedance		

TIMING DIAGRAMS


Input Timing




Output Timing




Hold Timing




XDCP Timing (for All Load Instructions)



XDCP Timing (for Increment/Decrement Instruction)




Write Protect and Device Address Pins Timing




APPLICATIONS INFORMATION

Basic Configurations of Electronic Potentiometers




Three terminal Potentiometer; Variable voltage divider



Two terminal Variable Resistor; Variable current


Application Circuits

NONINVERTING AMPLIFIER




 $V_{O} = (1+R_{2}/R_{1})V_{S}$

VOLTAGE REGULATOR




 $V_O(REG) = 1.25V(1+R_2/R_1)+I_{adj}R_2$

OFFSET VOLTAGE ADJUSTMENT




COMPARATOR WITH HYSTERESIS



$$\begin{split} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_O(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_O(min) \end{split}$$

ATTENUATOR




Vs Vo

FILTER


 $G_0 = 1 + R_2/R_1$ fc = 1/(2 π RC)

Application Circuits (continued)

INVERTING AMPLIFIER




EQUIVALENT L-R CIRCUIT




$$Z_{IN} = R_2 + s R_2 (R_1 + R_3) C_1 = R_2 + s Leq (R_1 + R_3) >> R_2$$

FUNCTION GENERATOR



 $\begin{array}{l} \text{frequency} \propto R_1,\,R_2,\,C \\ \text{amplitude} \propto R_A,\,R_B \end{array}$

Small Outline Plastic Packages (SOIC)



NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.


M24.3 (JEDEC MS-013-AD ISSUE C)
24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE


	INC	HES	MILLIN			
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.0926	0.1043	2.35	2.65	-	
A1	0.0040	0.0118	0.10	0.30	-	
В	0.013	0.020	0.33	0.51	9	
С	0.0091	0.0125	0.23	0.32	-	
D	0.5985	0.6141	15.20	15.60	3	
Е	0.2914	0.2992	7.40	7.60	4	
е	0.05	BSC	1.27	-		
Н	0.394	0.419	10.00	10.65	-	
h	0.010	0.029	0.25	0.75	5	
L	0.016	0.050	0.40	1.27	6	
N	24		24		7	
α	0°	8°	0°	8°	-	

Rev. 1 4/06

Small Outline Package Family (SO)







MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-

Rev. L 2/01

NOTES:

- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com